

扩展 RISC-V 的芯边界-Andes 最新的處理器核介绍

晶心科技 市场部 资深技术经理 胡鸿光



ROL

Andes Technology Corporation 晶心科技

Who We Are





Founded in 2005, IPO 2017 (6533 TW). 18 years old company

Active Open-Source Contributor/Maintainer

Activities in RISC-V International (RVI)



Founding & Premier Member

Board of Directors

- Technical Steering Committee
- Ambassador





Quick Facts

>**300** people 80% are engineers

12B+ SoC

Total customer shipment

Taking RISC-V® Mainstream



US\$127M

for AndeSight[™] IDE

80K⁺ users

GDR offering in Sep. 2021

RISC

Andes Core Is Everywhere





N25F, N45, AX45MP

Performance, code size

Mobile

N25F, N45

From the Edge, To the Cloud, Into the Space





N25F, A25, A45MP, AX45MP







AndesCore[™] Lineup



AX60 Series 13-stage OOO MP	AX6x-SE		AX65		A72~A76; X1/V1
Categories	FUSA	Power-efficient	Mid-range	Extended	
45 Series 8-stage superscalar	D45-SE	N45, NX45	D45 NX45V*	A45(MP), AX45(MP) AX45MPV	A53/55, R52/82, M7
27 Series 5-stage MemBoost			NX27V	A27(L2) AX27(L2)	A5/7/35
25 Series 5-stage fast & compact	N25F-SE D25F-SE*	N25F, NX25F	D25F	A25(MP) AX25(MP)	A5/7/35, R4/5, M4/33
Entry Series	D23-SE	N22	D23		M0/0+/3/33/4
Categories	FUSA	Embedded	DSP/Vector	Linux AP	References

Note *: AX45MPV configured as single core. *D25F-SE is a variation of N25F-SE, N25F-SE is available now

Upcoming new cores: AX45MPV, AX65, D25F-SE, D23
 Automotive Safety Enhanced Series: at least one per year
 Note: roadmap subject to change without notice
 Taking RISC-V® Mainstream





RISC

AndesCore[™] AX45MPV Multicore 1024-bit Vector Processor 多核心 1024位向量处理器





AX45MPV Core and Multicore Cluster

■ISA: RV64GCBP^{*} + V

8-stage In-order dual-issue

Scalar Unit: configurable

- MMU/SV48, M/S/U modes
- FPU, DSP
- I/D LM: 0~16MB, dynamic wait-cycle, and ECC
- I/D caches: 8K~64KB; Parity (I\$) or ECC (both)
- Andes Custom Extension[™] (ACE)

■CM/L2\$ subsystem

- 128KB to 8MB, 64B line, 16-way
- Multi-cycle support for high-density SRAMs
- Instruction/data prefetch, up to 64 outstanding request

AXI Bus Interfaces:

- Bus clock: N-to-1 or asynchronous
- Width: 128/256/512 bits except 64-bit SPP



Taking RISC-V[®] Mainstream



6

AX45MPV: 1024-bit VPU

RISC-V Vector Extension (RVV v1.0)

- data format: int8~64, fp16~64; int4, **bf16**
- VLEN/DLEN: 128~1024 bits, 1:1 or 2:1 ratio
- Up to 5 DLEN results per cycle (6 with FMAC2)

Vector pipeline:

- Up to 2 RVV instructions/cycle can enter VIQ in EX
- Instructions start execution after *committable*
- Most functional Units are pipelined and chainable
 - INT: ALU, MUL/DIV, Permute
 - FP: FMAC1, FMAC2, FMISC
 - Others: LDST, ACE-RVV

■ ACE enables flexible compute and comm. to HWE

- Andes Streaming Port[™] (ASP)
 - Data bus: data transfer btw VR and HWE
 - Command bus: control info to perform custom operations
- ACE-RVV: custom RVV instructions performed inside VPU





Processing Element (PE)





F1

NX45V (AX45MPV Single Core) vs. NX27V

Advantages:

- Dual-issue: help non-MAC dominated loops on the same VPU config
- 1024-bit VLEN/DLEN: boost performance greatly for MAC dominated loops
- 2x outstanding memory transactions: speed up memory-bound loops
- Performance Comparison (when VLEN/DLEN are the same):
 - Compute-bound loop: 20%~40% faster
 - Memory-bound loop: 30~50% faster



AndesCore[™] AX65 Multicore Out-of-Order Processor 多核心超纯量乱序处理器





AndesCore AX65: 1st Member of AX60-Series

- RV64GCBK, SV48+VM extensions, ePMP
- 4-way 13-stage OOO superscalar
- Multicore cluster: 1~8 cores
- Private caches (I/D):
 - 64KB, 64B lines, 4-way, banked
 - VIPT with HW handling of VA aliasing
- Shared cache: up to 8MB
- CPU and CM: sync or async clocks
- 256-bit bus ports:
 - Types: Memory, MMIO, Coherent IO
 - Requests for uncached loads/stores are shared/merged for best efficiency



10

RISC



AX65 Microarchitecture: Overview

Two 8-byte fetches/cycle

Branch prediction:

- TAGE and 2-level BTB
- 9-cycle misprediction penalty
- **ROB/Freelist:** 128/128

Execution pipes:

- 4 integer ALUs: 2 with scalar crypto, 1 with branch
- 2 full load/store units
- 2 FPUs: one full, one without divide/sqrt
- Split 2-level TLB: L1 up to 32 entries, L2 up to 1024 entries
 - Combining 2 consecutive L1 entries
 - Aggressive concurrent HW page table walkers: 2 x instruction, 4 x data
 - Load/store units: up to 64 outstanding instructions
- Total requests/core: >20 outstanding requests







Preliminary Performance Results

AndesCore	AX27L2	AX45MP (over AX27L2)	AX65 (over AX45MP)
Micro-architecture	5 stage scalar in-order	8 stage dual-issue in-order	13 stage quad-issue 000
Freq. (7nm)	~2 GHz	>2 GHz	>2.5 GHz
Coremark/MHz	3.55	5.64 (+59%)	9.17 (+63%)
EEMBC FPMark/MHz	27.0	35.2 (+30%)	66.6 (+89%)
Linpack MFLOPS/MHz	0.130	0.220 (+69%)	0.613 (2.8x)
Mem Bandwidth ¹ /MHz	1.0x	1.47x	1.90x
Specint2k6/GHz	2.82	3.46 (+23%)	> 7 (>2x, target)

1. Based on standard library memcpy



AndesCore[®] D25F-SE Automotive Functional Safety(FUSA) 车用强化安全处理器



Taking RISC-V® Mainstream



NISC R

New Frontier – FUSA and Automotive

with Industry's 1st RISC-V ISO 26262 Fully Compliant Core, N25F-SE





RISC-V° 14

Prerequisites for Developing FUSA Products

ION

Taking RISC-V[®] Mainstream

ISO 9001 Quality Management System

- In April 2010, Andes certified by DQS Inc.
- Continue to maintain it since then
- ISO 26262 Certification for Development Process: ASIL-D
 - In Dec. 2020, Andes certified by SGS-TÜV Saar GmbH



)	CERTIFICATE	SGS TW
	This is to certify that	CERTIFICATE NO.: FS/71/220/20/0639 PAGE 1/1 LICENCE HOLDER
il.	Andes Technology Corporation 10F, No. 1, Sec. 3, Genglao 5th Rd., East Dist. Heindru Ciry, 30042	ANDES TECHNOLOGY CORPORATION 10F, NO. 1, SEC. 3, GONGDAO STH RD., EAST DIST., HSINCHU CITY TAIWAN R.O.C. 30069
	Tawar n.o.o.	Project-No/-ID LICENSED TEST MARK Report No.
	has implemented and maintains a Quality Management System.	P30L P30L P30L0001
	Scope.	
	The design and development of CPU cores, and companion IPs. The provision of CPU antibutures, hardware development platforms, software integrated development environment, and associated target software infrastructure.	Certified Process Development process for Functional Safety related components up to ASIL D Version V1.0220211
	Through an audit, documented in a report, it was verified that the management system fulfils the requirements of the following standard:	Technical The audited development process complies with the ISO 25262 standard part requirements
	ISO 9001 : 2015	ISO 20269-2-2018 ISO 26620-4-2018 ISO 26262-4-2018 ISO 26620-4-2018 ISO 26262-4-2018 ISO 26626-9-2018
	Certificate registration no. 20004949 GM15 Date of original certification 2019-04-11	Specific The certificate is created for the purpose of providing Requirements conformity of the development and support process in accordance with ISO 28252. Changes which are not covered in the Audit Report have to be reconsidered.
Date Date Valid	Date of revision 2021-05-01 Date of certification 2021-05-18 Valid until 2024-05-17	Certification Body for Functional Safety SGS-TOV Saar GmbH Munich, December 22 rd , 2020
	Dos Inc.	Marcus Rau The last mark regulation is an integral port of this certifican. Idd:127 Jan Selen, inference 18 5-0127 Bronce, Censional Innov
	Brad Inge Comment	Hennis were approximated and the Solid Indipage can
	Managing Director	TIV
et-	Accreates boop: Jogu in C. 1500 McConnor Parkway, Sufe 400, SotAumburg, IL 60173 USA Administrative Offon: DOS Talvain Inc., 9F. 23, Yuan Huan West Road, Feng Yuan Dist. Taichung Chy, Talvain 420	
_		

RISC

15

N25F-SE ISO 26262 Certificate



- ISO 26262 Edition 2018
- ASIL B Compliant
- Parts:
 - ISO 26262-2,4,5,8,9
 - Covers all the sections applicable to CPU core
- Certification Body
 - SGS-TÜV Saar GmbH
- ✓ SGS technical report with German accreditation body DAkkS logo



RISC-V° 16

The N25F-SE Safety Manual

Safety Manual

 Provide information for designers to develop safety products integrating the supported core

The Contents

- 1. Overview
- 2. Safety Lifecycle
 - Safety managements, confirmation measures
- 3. Assumption of Safety Requirements
 - Safety goals, safety requirements, D-FMEA
- 4. N25F-SE IP Safety Architecture Overview
 - Safety features
- 5. Configuration Options
- 6. Fault Detection and Control Mechanisms
 - Internal and external safety mechanisms
- 7. Assumption of Use
- 8. Safety Analysis Results
 - FMEDA, DFA



	Official Release N25F-SE	THAT
	Safety Man	uai
Ċ	2 th	
Document Number Date Issued	CSP001-15 2022-05-05	
Copyright © 202 All rights reserv	1-2022 Andes Technology Corporation. ed.	ANDES

RISC

17

D25F-SE Key Features

CPU Core

- AndeStar[™] V5 Instruction Set Architecture (ISA)
 - RISC-V 32-bit, RV32IMACFD + Andes Extensions
 - RISC-V P(draft) and B extensions.
 - 16 Physical Memory Protection (PMP) regions
 - Machine+User (M+U) privilege levels
- 5-stage pipeline architecture
- Dynamic branch prediction with BTB, BHT, RAS
- CoDense[™] code size reduction, StackSafe[™] stack protection

Memory Subsystem

- Support I/D cache up to 32KB each,
- Support I/D local memory up to 16MB each, with slave port interface for bus masters direct accesses

Bus Interfaces

- AXI or AHB bus master port
- N:1 CPU clock vs. bus clock ratio

Others

Platform-Level Interrupt Controller (PLIC), WFI power



management, Debug interface





D25F-SE with DSP and Bit-manipulation

- RVP: Powerful SIMD/DSP instructions for audio/voice codec and endpoint AI/ML
- SIMD instructions such as a quad 8 x 8 accumulated into 32-bit data
- DSP library support of over 200 functions



RVB: Efficient bit-manipulation operations for codes such as cryptographic & checksums

- Latest RVB ISA-extension Ver 1.0.0, including:
 - address generation, basic bit-manipulation, carry-less multiplication and single-bit instructions
 - Accelerate Crypto calculations: 27% improvement on SHA256, 19% for AES, 16% for MD5



AndesCore® D23 Compact and Secure Controller

功能丰富且高度安全的入门级处理器





D23: Compact Controller

♦ 3-stage, limited dual-issue (optional)

ISA extensions:

- Base: RV32 I[E]MAC + B+ Zce (compressed Inst)
- Advanced: FD + *P+ K(crypto) + CMO(cache)
- Privilege modes: M, S, U

Configurable features

- Branch prediction: none, static, dynamic
- ♦ Multiplier options:
 - Sequential: 1/2/4/8-bit per cycle
 - ◆ Fast: pipelined
- ◆ Andes Custom Extension [™] (ACE)
- Power management: WFI/WFE, PowerBrake
- Core-Local Interrupt Controller (CLIC)
 - >1000 sources, 255 priority levels
 - Selective vectoring with priority preemption





D23: Compact Controller

Memory subsystem:

Caches:

- Config: Icache only, Icache with RO data; I/D caches
- Cache sizes: 1KB~32KB
- Error protection: Parity for I\$; ECC for I\$ and D\$

◆ I/D Local Memory (LM):

- 0~512MB with ECC
- Interface: SRAM or AHB-L
- Enhanced/supervisor PMPs: up to 32 entries
- PMA: up to 8 entries

Benchmarks and PPA at 28nm

- >4.1 Coremark/MHz and >2.0 DMIPS/MHz
 Max. freq. (worst case): up to 800MHz
 Cate county <20K (for min_useful configurated)
- Gate count: <30K (for min. useful configuration)





Andes Tools and Software Solutions



- User-friendly IDE with **rich GUI features**
- Highly-optimized **GCC/LLVM** for speed & size
- Abundant demos to jumpstart development
- Rich **RTOSes** and LTP-verified **Linux**
- Optimized RVP/RVV compute libraries
- **Drivers** for AndeShape[™] platform IP's
- Arduino support for Andes EVB

AndesClarity[™]

Processor **Pipeline Analyzer/Visualizer**, esp. powerful for vector processors

AndeSoft[™] NN Library

Optimized for RISC-V DSP/SIMD and Vector ext'

COPILOT for ACE

Auto-generation of toolchains, ISS and RTL for user-defined instructions

AndeSysC[™]

Near-cycle accurate SystemC processor models





COPILOT for ACE





V RISC-24

Expanding RISC-V Beyond the Horizon

- RISC-V is a leading choice of processors for SoC and Computing Platforms
- Andes continues to develop high quality RISC-V solutions

ANDES



Andes CPU cores, Tools and SW and partners are best to help customers succeed

~18 years, 300⁺ customers, 80K⁺ IDE users, 12B⁺ customer SoC

25

RISC



